

Exam 1

Last Name, First Name

[6%] 1. Do the following arithmetic problems. **Remember to show ALL work here and in EVERY problem on this exam.**

(2%) a) Determine the unsigned binary, octal, hexadecimal, and BCD representations of the number 49_{10} .

$$\begin{array}{r}
 2 \overline{)49} \\
 \underline{24} \\
 25 \\
 \underline{24} \\
 10 \\
 \underline{10} \\
 0
 \end{array}$$

Binary: 110001
 Octal: 61
 Hex: 31
 BCD: 0100,1001

(2%) b) Determine the **8-bit** signed magnitude, 1's complement, and 2's complement representations of the decimal number -73_{10} .

$$\begin{array}{r}
 2 \overline{)73} \\
 \underline{36} \\
 237 \\
 \underline{36} \\
 218 \\
 \underline{18} \\
 209 \\
 \underline{18} \\
 214 \\
 \underline{14} \\
 202 \\
 \underline{12} \\
 210 \\
 \underline{10} \\
 0
 \end{array}$$

Signed Mag: 1100,1001
 1's Comp: 1011,0110
 2's Comp: 1011,0111

(2%) c) What is $49_{10} - 73_{10}$ in 8-bit 2's complement? Remember that you must **show all work**.

$$\begin{array}{r}
 49 \\
 + (-73) \\
 \hline
 -24
 \end{array}
 \qquad
 \begin{array}{r}
 0011,0001 \\
 1011,0111 \\
 \hline
 1110,1000
 \end{array}$$

$(49_{10} - 73_{10})_2$: 1110,1000

Exam 1

Last Name, First Name

[10%] 2. Answer the following questions given the below **truth table** with inputs W, X and Y and output Z.

W	X	Y	Z
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

(2%) a) Write the corresponding **minterm** (i.e., **canonical sum of products CSOP**) *or* **maxterm** (i.e., **canonical product of sums CPOS**) equation for Z (one or the other, but not both).

minterms (CSOP)


$$Z = \bar{W} \cdot \bar{X} \cdot \bar{Y} + \bar{W} \cdot X \cdot \bar{Y} + W \cdot X \cdot \bar{Y}$$

maxterms (CPOS)

$$Z = (W+X+\bar{Y}) \cdot (W+\bar{X}+\bar{Y}) \cdot (\bar{W}+X+Y) \cdot (\bar{W}+X+\bar{Y})$$

Which did you write above? (circle one): Minterms (CSOP) Maxterm (CPOS)


(1%) b) Completely fill in the K-map (to the right) with 1's and 0's (no blanks).



(2%) c) With the K-map to the right, find the minimum sum of products (MSOP) solution. (Label each grouping with the appropriate expression and then write the total equation. Use proper lexical ordering; i.e., /A before A, A before B, & D₃ before D₂.)

$$Z_{MSOP} = \bar{W} \cdot \bar{Y} + X \cdot \bar{Y}$$

(3%) d) Completely fill in the K-map (to the right) with 1's and 0's (no blanks) and find the minimum product of sums (MPOS) solution. **Note:** The order of the signals in the K-map has been changes! (WX is on top)



$$Z_{MPOS} = (\bar{W}+X) \cdot \bar{Y}$$

(1%) e) Are Z_{MSOP} and Z_{MPOS} equivalent expressions? Why?

Circle One: Yes (equivalent) No (not equivalent)
Same truth table (with no don't cares used) you can also prove algebraically that they are equal.

(1%) f) Which solutions is less costly (in gates) and why? **Circle One:** MSOP MPOS

MSOP: 2 ANDs, 2 inverters, 1 OR

MPOS: 1 AND, 2 inverters, 1 OR

Exam 1

 Last Name, First Name

[10%] 3. Using any technique you desire, simplify the following equation. Give the result as a minimum sum of products (MSOP).

$$Y = (\overline{A} + B + C + D) \cdot (A + B + \overline{C} + \overline{D}) \cdot (A + D) \cdot (\overline{B} + \overline{D}) \cdot (B + \overline{C} + D)$$

It's easier to use a K-map

	<i>AB</i>	00	01	11	10
<i>CD</i>	00	0	0	1	0
	01	1	0	0	1
	11	0	0	0	1
	10	0	0	1	0

B & C (don't care)

A, C don't care

A don't care

$$Y_{\text{MSOP}} = \overline{A} \cdot \overline{B} \cdot D + A \cdot B \cdot \overline{D} + \overline{B} \cdot \overline{C} \cdot D$$

Exam 1


 Last Name, First Name

- [10%] 4. Using a 4-input multiplexer (i.e., 4-to-1 multiplexer) and any other gates, draw a mixed-logic circuit diagram to realize the following function. (Do **not** attempt to simplify.) Minimize the **number of gates** required. You may choose any activation-levels that will simplify your design.

The 4-to-1 multiplexer has all active-high inputs and an active-high output.

$$Y = \overline{A}BC + \overline{A}BCD + \overline{B}C$$


Note: you **must connect** A to S1 of the 4-input mux and B to S0.



Exam 1

Last Name, First Name

- [7%] 5. Determine the equation **directly** implemented with this mixed-logic circuit. Do **not** minimize the equation. It is **not** necessary to put the equation in lexical order. For partial credit, label the intermediate signals from each gate.




X = _____

$$X = \overline{A \cdot B} + (\overline{A \cdot B + C}) \cdot \overline{D} + E$$

- [10%] 6. Directly implement the below equation with a mixed-logic circuit diagram. Use only gates available on 74'00 chips. (Use the appropriate mixed-logic symbols). **Label** all gates and **pin numbers** as you should be doing in lab. Pick whatever activation levels you want for the inputs, but make the output Y active-high.


$$Y = (A * K * /B + E) * /(R * T)$$



Exam 1

Last Name, First Name

- [12%] 7. Given the two 3-to-8 decoders shown (each containing an active-low **and** an active-high enable), create a 4-to-16 decoder, also with an active-high **and** an active-low enable. Use **only** the gates available on 74'00 chips. (A 74'00 is shown.) Add the **minimum** number of additional 74'00 gates required to solve this problem. Note that both E1 and E2 have to be true before the 3:8 Decoder is "on".



Exam 1

 Last Name, First Name

[15%] 8. Answer the following questions about the circuit shown on the next page (p. 9).

- (5%) a) What is the logic equation of Z in terms of A, B and C? **Simplify** to an MSOP or an MPOS. **Show all work.** Note that Z is active low Z(L). Also, the inputs are active-high A and B and active-low C.

$Z = \overline{A + C}$

$Q = \overline{S1} \cdot \overline{S0} \cdot D0 + \overline{S1} \cdot S0 \cdot D1 + S1 \cdot \overline{S0} \cdot D2 + S1 \cdot S0 \cdot D3$

substitute:

$\overline{Z} = \overline{A} \cdot \overline{B} \cdot A + \overline{A} \cdot \overline{B} \cdot \overline{B} + A \cdot \overline{B} \cdot \overline{C} + A \cdot B \cdot \overline{C}$

$\overline{Z} = \overline{A \cdot B \cdot C} + \overline{A \cdot B \cdot C} = \overline{A \cdot C} \xrightarrow{\text{DeMorgan's Law}} \overline{A} + C$

- (2%) b) What is the logic equation of D(L) in terms of the inputs A and B (where A is active-high and B is active-low)?

$D = A \cdot \overline{B}$


- (8%) c) Complete the following **voltage** table. For the priority encoder, higher numbered inputs have higher priority.

A(H)	B(H)	C(L)	D(L)	Z(L)	Y ₀ (L)	Y ₁ (L)
L	L	L	H	L	L	L
L	L	H	H	L	L	L
L	H	L	H	L	H	L
L	H	H	H	L	H	H
H	L	L	L	L	L	L
H	L	H	L	H	L	L
H	H	L	H	L	H	L
H	H	H	H	H	H	H

Exam 1

Last Name, First Name


Use this figure for Problem 9 on the previous page (p. 8).



Exam 1

 Last Name, First Name


[10%] 9. Given the following circuit, complete the **Voltage** Timing Diagram for Q.L & Q.H below.



Special Notes:

1. Rising edge triggered D Flip-Flop
2. Asynchronous Set & Clear
3. Q.H is initially false

Voltage Timing Diagram. (Fill in Q.L & Q.H.)



Q.H is initially false.


Clearly show all timing delays.

Exam 1


Last Name, First Name

[10%] 10. Building switches and LEDs

- [5%] (a) Shown below are two switches X1 and X2. Complete the design of the two switches to generate two input signals: active low X1.L and active high X2.H. In other words, make the connections among the switches, resistors, VCC, and GND to produce the two signals.
- [5%] (b) Coming out of the digital circuit are two output signals. Make the connections among the LED's, resistors, VCC, and GND to display the active low output Z1.L to an active low LED and the active high output Z2.H to an active high LED. An LED should be lit when the corresponding output is "true".



alternative solution



Use same circuit for both X1 and X2

for X1.L
 closed switch \Rightarrow "true"
 opened switch \Rightarrow "false"

for X2.H
 closed switch \Rightarrow "false"
 opened switch \Rightarrow "true"