Page 2/12

Exam 1

Last Name, First Name

- [6%] 1. Do the following arithmetic problems. Remember to show ALL work here and in EVERY problem on this exam.
- (2%) a) Determine the unsigned binary, octal, hexadecimal, and BCD representations of the number 49_{10} .

BCD: 0100,100/

(2%) b) Determine the **8-bit** signed magnitude, 1's complement, and 2's complement representations of the decimal number -73₁₀.

0100,1001

Signed Mag: // 00, /00/

1's Comp: /0/1/01/0

2's Comp: /0//_0///

c) What is 49_{10} -73₁₀ in 8-bit 2's complement? Remember that you must show <u>all</u> work.

 $(49_{10}-73_{10})_2$: ///0/1000

 $\begin{array}{r}
49 & 0011,0001 \\
+(-73) & 1011,0111 \\
-24 & 1110,1000
\end{array}$

(2%)

Page 3/12

Exam 1

		Last Nam	ame, First Name			
[10%] 2.	Ar W	nswer the following questions given the below <u>truth table</u> with inputs, X and Y and output Z.	W	X	Y	Z
(2%)		Write the corresponding minterm (i.e., canonical sum of products	$\frac{0}{0}$	0	0	0
		CSOP) -or- maxterm (i.e., canonical product of sums CPOS)	0	1	0	1
interne	_	equation for Z (one or the other, but not both).	0	1	1	0
ヘレン)	Z=W.X.Y+W.X.Y	1	0	0	0
CION	,		1	$\frac{0}{1}$	0	0
• .			1	1 1	1	0
y terms		$\frac{Z = (W + \chi + \overline{\gamma}) \cdot (W + \overline{\chi} + \overline{\gamma}) \cdot (\overline{w} + \chi + \overline{\gamma}) \cdot (\overline{w} + \overline{\chi} + \overline{\gamma})}{(\overline{w} + \chi + \overline{\gamma}) \cdot (\overline{w} + \overline{\chi} + \overline{\gamma})}$	<u> </u>	<u> </u>	1 1	
(CPOS,)	$(\overline{w}+x+y) \cdot (\overline{w}+\overline{x}+\overline{y})$				
		Which did you write above? (circle one): Minterms (CSOP)	Maxte	erm (CPOS	S)
(1%)	b)	Completely fill in the K-map (to the right) with 1's and 0's (no blanks).	0	1	1 1	1.0
(2%)	c)	With the K-map to the right, find the minimum sum of products (MSOP) solution. (Label each grouping with the appropriate expression and then write the total equation. Use proper lexical ordering; i.e., /A before A, A before B, & D ₃ before D ₂ .)			11 0 0 X	2
(3%)	d)	$Z_{MSOP} = \underbrace{W \cdot Y + X \cdot Y}_{WX}$ Completely fill in the K-map (to the right) with 1's and 0's (no blanks) and find the minimum product of sums (MPOS) solution. Note: The order of the signals in the K-map has been changes! (WX is on top)) (01	11	10.
(1%)	e)	$Z_{\text{MPOS}} = \underbrace{(\overline{U} + X) \cdot Y}_{\text{Are } Z_{\text{MSOP}} \text{ and } Z_{\text{MPOS}} \text{ equivalent expressions? Why?}}$		0	<u>U</u>	W+X
		Same truth table (with no tont call they are elegual.		quiva <u> y</u>		<i>')</i> - -
(1%)	f)	Which solutions is less costle (in gates) and why? <u>Circle One</u> : MSO MSOP * Z ANDS Z MUELLES, I OR MPOS * I AND 2 muelles I OR	OP	(M	IPOS) -

Page 4/12

Exam 1

Last Name, First Name

[10%] 3. Using any technique you desire, simplify the following equation. Give the result as a minimum sum of products (MSOP).

 $Y = (\overline{A} + B + C + D) \bullet (A + B + \overline{C} + \overline{D}) \bullet (A + D) \bullet (\overline{B} + \overline{D}) \bullet (B + \overline{C} + D)$ $H \downarrow \text{ laster to use a } K \text{-map}$ $C \supset OO OI \downarrow U \downarrow O$ don't care

00000000

 $Y_{MSOP} = A \cdot B \cdot D + A \cdot B \cdot \overline{D} + \overline{B} \cdot \overline{C} \cdot D$

Page 5/12

Exam 1


Last Name, First Name

[10%] 4. Using a 4-input multiplexer (i.e., 4-to-1 multiplexer) and any other gates, draw a mixed-logic circuit diagram to realize the following function. (Do <u>not</u> attempt to simplify.) Minimize the <u>number of gates</u> required. You may choose any activation-levels that will simplify your design.

The 4-to-1 multiplexer has all active-high inputs and an active-high output.

$$Y = \overline{A}\overline{B}C + \overline{A}B\overline{C}D + \overline{B}\overline{C}$$

Note: you must connect A to S1 of the 4-input mux and B to S0.




00


Page 6/12

Exam 1


Last Name, First Name

[7%] 5. Determine the equation <u>directly</u> implemented with this mixed-logic circuit. Do <u>not</u> minimize the equation. It is <u>not</u> necessary to put the equation in lexical order. For partial credit, label the intermediate signals from each gate.





[10%] 6. Directly implement the below equation with a mixed-logic circuit diagram. Use only gates available on 74'00 chips. (Use the appropriate mixed-logic symbols). **Label** all gates and **pin numbers** as you should be doing in lab. Pick whatever activation levels you want for the inputs, but make the output Y active-high.





Page 7/12

Exam 1

Last Name, First Name

[12%] 7. Given the two 3-to-8 decoders shown (each containing an active-low and an active-high enable), create a 4-to-16 decoder, also with an active-high and an active-low enable. Use only the gates available on 74'00 chips. (A 74'00 is shown.) Add the minimum number of additional 74'00 gates required to solve this problem. Note that both E1 and E2 have to be true before the 3:8 Decoder is "on".





Page 8/12

Exam 1

First Name Last Name,

[15%] 8. Answer the following questions about the circuit shown on the next page (p. 9).

(5%)a) What is the logic equation of Z in terms of A, B and C? Simplify to an MSOP or an MPOS. Show all work. Note that Z is active low Z(L). Also, the inputs are active-high A and B and active-low C.

(2%)b) What is the logic equation of D(L) in terms of the inputs A and B (where A is active-high and B is active-low)?

(8%)c) Complete the following voltage table. For the priority encoder, higher numbered inputs have higher priority.


A(H)	B(H)	C(L)	D(L)	Z(L)	$Y_0(L)$	Y ₁ (L)
L	L	L	Н	L	L	L
L	L	Н	H	L	L	L
L	Н	L	H	L	Н	L
L	Н	Н	H	L	Н	Н
Н	L	L	L	L	L	L
Н	L	Н	L	H	L	L
Н	Н	L	H	L	Н	L
Н	Н	Н	H	H	H	Η

Page 9/12

Exam 1

Last Name, First Name

Use this figure for Problem 9 on the previous page (p. 8).




Page 10/12

Exam 1

Last Name, First Name


[10%] 9. Given the following circuit, complete the Voltage Timing Diagram for Q.L & Q.H below.



Special Notes:

- 1. Rising edge triggered D Flip-Flop
- 2. Asynchronous Set & Clear
- 3. Q.H is initially false

Voltage Timing Diagram. (Fill in Q.L & Q.H.)



Q.H is initially false.

<u>Clearly</u> show all timing delays.

Page 11/12

Exam 1

Last Name, First Name

- [10%] 10. Building switches and LEDs
- [5%] (a) Shown below are two switches X1 and X2. Complete the design of the two switches to generate two input signals: <u>active low X1.L</u> and <u>active high X2.H</u>. In other words, make the connections among the switches, resistors, VCC, and GND to produce the two signals.
- [5%] (b) Coming out of the digital circuit are two output signals. Make the connections among the LED's, resistors, VCC, and GND to display the active low output Z1.L to an active low LED and the active high output Z2.H to an active high LED. An LED should be lit when the corresponding output is "true".

